A Hexagonal Array Machine for Concurrent Multilayer Maze Routing by R. Venkateswaran and P. Mazumder

نویسندگان

  • Ramachandran Venkateswaran
  • Pinaki Mazumder
چکیده

Maze routing is widely used in both printed circuit board (PCB) andVLSI design. However, for the ever increasing design requirements, this can no longer he done economically without the help of special purpose hardware accelerators.A new hardware accelerator comprised of several fast processors interconnected in the form of a hexagonal mesh with wraparound connections is proposed. The novelty of the proposed architecture stems from the fact that it is suitable not only for single-layer routing, but also for routing in par-allel on multiple layers.A hexagonal machine of dimension C G , with about3kC processors, can handle a k-layer grid consisting of kC' grid points a t about the same speed as a full-grid machine with kG' proces-

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A hexagonal array machine for multilayer wire routing

Maze routing is widely used in both printed circuit board (PCB) and VLSI design. However, for the ever increasing design requirements, this can no longer he done economically without the help of special purpose hardware accelerators. A new hardware accelerator comprised of several fast processors interconnected in the form of a hexagonal mesh with wraparound connections is proposed. The novelty...

متن کامل

Venkateswaran and Mazumder : Design for Surface - Mounted Pcb Routing

Absfract-The printed circuit boards (PCB’s) for the 1990’s can be characterized by higher circuit densities, multiple routing layers, newer packaging technologies, and demand for lower manufacturing costs. The task of connecting all the traces on such a complex board will become more and more time consuming. This paper presents the issues involved in the design of a special-purpose processing a...

متن کامل

CHiRPS : a general-area parallel multilayer routing system

A new highly parallel model for concurrent multilayer routing, called CHiRPS, is presented. The nucleus of CHiRPS is a very flexible pathfinder that can be easily configured, even in the presence of obstacles, to generate various commonly used pattern-based routes, such as Steiner trees with single trunk, comb trees, contour-based routes, etc., that span multiple layers simultaneously. The auth...

متن کامل

FPGA Implementation of a Multilayer Maze Router

This paper describes the design and implementation of an FPGA-based multilayer maze routing accelerator. The accelerator is implemented as an array of small processing elements that corresponds to the horizontal structure of the routing grid. Mulitilayer routing is efficiently implemented by time-multiplexing multiple layers over the twodimensional grid. Prototype accelerators supporiting 8 X 8...

متن کامل

Restructuring WSI hexagonal processor arrays

Fault-tolerant approaches have been widcly em­ ployed to improve the yield of ULSI and WSI processor arrays. In this paper, we propose a host-driven reconfiguration scheme, called HEX-REPAIR, for hexagonal processor arrays charac­ terized by a large number of relatively simple cells. Such arrays have heen shown to be the most efficient for many digital signal processing applications, such as ma...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2013